

Field Effect Transistor - FET

Ian Scott
ZL4NJ

arb.xfm@gmail.com

2 November 2016

Field Effect Transistor - FET

Three Chapters

- **Chapter 1 - FET Evolution – 5 minutes**
- **Chapter 2 – Modern RF FET Fraternity – 10 minutes**
- **Chapter 3 - Example RF FET Circuits – 45 minutes**


Chapter 3a – Small Signal Low Noise Amplifiers (LNA)

Chapter 3b – Large Signal High Power Amplifiers (RFPA)

Chapter 3c – 23 cm 15 Watt LDMOS RFPA Design Journey

Field Effect Transistor – FET

Chapter 1 - FET Evolution



- JFET Theory Patented by Julius Lilienfeld during 1920~1930
- However, JFET fabrication was Impossible until adequately pure silicon became available circa 1955, following silicon BJT
- Depletion Mode, Normally On

Field Effect Transistor – FET

Chapter 1 - FET Evolution

- **First Junction Field Effect Transistors (JFET) Resembled Earliest Junction Bipolar Transistors (BJT) Physical Construction**

Field Effect Transistor – FET

Chapter 1 - FET Evolution

- At this time, the JFET was considered to be the first “**solid state valve**”
- *Although not strictly accurate, the JFET was coined to be “voltage operated” - a close cousin to the familiar vacuum tubes of the time*
- In comparison the BJT was equally coined to be “current operated”
- Early BJT had low H_{FE} and therefore low input impedance, so this distinction made some sense. Early $H_{FE} < 50$, modern $H_{FE} > 500$
- However early JFET had low gain, low power, limited high frequency

Modern BJT AC analysis models use “transconductance” $g_m \equiv \partial I_c / \partial V_{be}$

Field Effect Transistor – FET



Chapter 1 - FET Evolution

- Early JFET struggled to achieve $g_m \sim 2 \text{ mA/Volt}$
- Some contemporary vacuum tubes could achieve $g_m > 20 \text{ mA/Volt}$
- Early JFET were limited to audio frequencies
- In contrast, vacuum tubes were processing $f > 500 \text{ MHz}$!
- As with early junction BJT, the limitation was in its construction
- The solution – *adopt the BJT planar fabrication process*


Field Effect Transistor – FET

Chapter 1 - FET Evolution


Note - modern planar construction



Note - same conceptual design!



Note – identical electrical characteristic



Field Effect Transistor – FET







Chapter 1 - FET Evolution

- JFET R&D investment downturn circa 1980
- However many popular JFET remain
- MPF102, 2N3819, 2N3823, 2N5459, J310, BF256
- Of these, the J310 die (originally U310 from Siliconix),
was the pinnacle of high frequency JFET performance,
 $g_m \sim 20 \text{ to } 40 \text{ mA/Volt}$, $f \sim 500 \text{ MHz}$
- R&D funding targets MOSFET, IGBT, LDMOS, HEMT

Field Effect Transistor – FET

Chapter 1 - FET Evolution

Generic MOSFET construction



Modern FET Types

- MOSFET
- IGBT
- LDMOS
- MESFET
- GaAsFET
- HEMT
- pHEMT





Field Effect Transistor – FET


Chapter 1 - FET Evolution

Dual Gate MOSFET


- Depletion and Enhancement modes available
- Very common in analog TV tuners as RF amplifiers
- Also well suited as mixers – BF1105 at 1296 MHz OK
- Typically cost less than \$NZ 1:00 (Digikey NZ)



Infineon test circuit at 200 MHz





Suitable for 1,296 MHz!



From small signal LNA and mixers to high power...

Field Effect Transistor – FET



Chapter 1 - FET Evolution



Insulated Gate Bipolar Transistor IGBT



MOSFET input, common
collector PNP BJT Output
IXXK300N60B3



How about integrating 2 MOSFET in series?

- Ex. 600 V 300 Amp
- Switch to 100 kHz
- Speeds approach fast MOSFET
- Perhaps 80m RFPA

Field Effect Transistor – FET

Chapter 1 - FET Evolution - Summary


- Early Junction Field Effect Transistor (JFET)
- Depletion Mode, Low Gain, Logic Unfriendly
- Some improvement with Planar Process
- Superseded by Logic Friendly Enhancement MOSFET
- Subsequent IGBT, LDMOS, GaAsFET, GaN HEMT

Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity

Lateral Diffused MOS (LDMOS) – demonstrated 1969!

- Commercialized by Motorola – e.g. MRF181 1993
- Mature, > 10 years, Silicon, about \$NZ 1~2 per Watt
- High Power Transmitters, 1.5 kW VHF, 1 kW to 1 GHz
- High power amplification, Typical $G_p \sim 17$ dB (50 x)



Gallium Arsenide FET (GaAsFET)

- Schottky Gate (same as MESFET, 1996) – Depletion Mode
- Low to Medium Power Linear Class A Microwave, $V_s \leq 10$ V
- Current R&D Investment Not Visible – Legacy Technology




High Electron Mobility Transistor (HEMT)

- Current R&D Investment **Extremely Active**
- Medium to High Power (300W), ~ \$NZ 5 to 10 per Watt
- High Electron Mobility, ~ 5 x Silicon, Target DC To 6 GHz
- Small Signal LNA to 20 GHz, ~ \$NZ 2
- Very Recent – Faster Switch-mode Alternative to MOSFET





Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity







Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity



- Motorola Introduced **LDMOS**
- Immediately obsoleted BJT
- Upside down, heat from source
- MRF1570 70Watt \$NZ 70.41




Field Effect Transistor – FET




Chapter 2 – The RF FET Fraternity

MESFET

Metal Silicon Field Effect Transistor



- CREE CRF24060 60 Watt 48V
- Depletion mode, $-V_{gate}$ bias
- Small signal types also, 2-gate
- Popularity appears on decline





Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity



GA_sFET

- Depletion mode, always class A
- Medium power and small LNA
- Appears to receive little R&D




Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity




NPT2020 45 W 48 V
DC-2.5 GHz HEMT
\$151.29 Digikey NZ



High Electron
Mobility Transistor -
HEMT

- Depletion mode FET
- Must sequence bias
- Gallium Nitride GaN
- Available, $f > 6$ GHz
- Power up to 350 W
- Benign impedance
- Currently 2~3 \$/Watt



Bias Sequencing

Turning the device ON

1. Set V_{GS} to the pinch-off (V_P), typically -5 V.
2. Turn on V_{DS} to nominal voltage (48 V).
3. Increase V_{GS} until the I_{DS} current is reached.
4. Apply RF power to desired level.

Turning the device OFF

1. Turn the RF power off.
2. Decrease V_{GS} down to V_P .
3. Decrease V_{DS} down to 0 V.
4. Turn off V_{GS} .

Load-Pull Performance: $V_{DS} = 48$ V, $I_{DQ} = 350$ mA, $T_C = 25^\circ\text{C}$


Reference Plane at Device Leads, CW Drain Efficiency and Output Power Tradeoff Impedance

Frequency (MHz)	Z_S (Ω)	Z_L (Ω)	P_{SAT} (W)	G_{SS} (dB)	Drain Efficiency @ P_{SAT} (%)
900	$1.1 + j0.7$	$7.3 + j5.5$	74	24	68
2000	$1.4 - j6.1$	$2.9 + j2.4$	65	17	68
2500	$1.5 - j7.6$	$2.3 + j0.6$	64	14	65

Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity

MRFG35010ANT1CT-ND pHEMT 3.55 GHz
9 Watt 10 dB 12 V PLD-1.5 \$62.49, GaAs HEMT






$V_{DD} = 12 \text{ Vdc}$, $I_{DQ} = 130 \text{ mA}$, $P_{out} = 1 \text{ W Avg.}$

f MHz	Z_{source} Ω	Z_{load} Ω
3550	$4.0 - j22.6$	$4.5 - j15.3$

Z_{source} = Test circuit impedance as measured from gate to ground.


Z_{load} = Test circuit impedance as measured from drain to ground.



ATF-35143
\$2.61 Digikey
Excellent
PDF data

Pseudomorphic HEMT - pHEMT

- LNA and Medium Power RFPA
- MRFG35010 z-Data is minimal
- ATF-35143 Avago z-Data is excellent
- Note – NF is *inferred* from PCB loss!



Field Effect Transistor – FET

Chapter 2 – The RF FET Fraternity - Summary

- LDMOS from Motorola, 1 kW to 1 GHz, Mature
- Higher Frequency Motivation – Early MESFET
- Close Cousin – GaAsFET – Medium Power - Class A
- High Electron Mobility Transistor (HEMT) – GaN
- HEMT - Massive Current R&D Investment – 6 GHz +

Field Effect Transistor – FET

Chapter 3 – Example RF FET Circuits

Chapter 3a – Small Signal Low Noise Amplifiers (LNA)

Chapter 3b – Large Signal High Power Amplifiers (RFPA)


Chapter 3c – 23 cm 15 Watt LDMOS RFPA Design Journey

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3a - Small Signal Low Noise Amplifiers (LNA)

Demonstration RF Voltage Controlled Oscillator (VCO) Simulation File by Ian Scott, 17 August 2013


Open loop (AC) and closed loop (Transient) analysis options are available (Switch2). Enhanced FFT Spectral analysis is provided by using a "Window Function" on the time domain data (V4, NF / E2). Two windows are used, data in the first window is ignored as this corresponds to start up oscillations. The second window processes signals once stable, steady state operation is achieved.



Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits

3a - Small Signal Low Noise Amplifiers (LNA)



Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3a - Small Signal Low Noise Amplifiers (LNA)






Figure 5. Block diagram of 2 GHz production test board used for Noise Figure, Associated Gain, $P_{1\text{dB}}$, and OIP3 measurements. This circuit represents a trade-off between an optimal noise match and a realizable match based on production test requirements. Circuit losses have been de-embedded from actual measurements.



- **Note** – Quoted NF is *Inferred* - Caveat Emptor!
- Typical pHEMT LNA – Needs Negative Gate Bias
- Best Input Noise Matching Only Uses Series L_2



- Unencapsulated pHEMT Devices – Three Cascaded
- Spiral PCB Drain and Gate Bias Inductors
- Large Output Die – Low Power RFPA?

Field Effect Transistor – FET


Chapter 3 - Example RF FET Circuits

3b - Large Signal High Power Amplifiers (RFPA)

Radio Frequency Power Amplifiers (RFPA)

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3b - Large Signal High Power Amplifiers (RFPA)




50 Watt VHF RF Power Amplifier using MRF1550 LDMOS Device

This topology is typical for all single ended LDMOS RFPA – lumped elements components are replaced with PCB micro-stripline at higher frequency and RF power

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits


3b - Large Signal High Power Amplifiers (RFPA)



Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits

3b - Large Signal High Power Amplifiers (RFPA)



Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits
3c - 23 cm 15 Watt LDMOS RFPA Design Journey

1,250 – 1300 MHz 15 Watt LDMOS RFPA Design Journey

- **Applied RFPA Design Methodology**
- **Hypothetical 15 Watt 23 cm LDMOS RFPA**
- **Will use typical 870 MHz 15 Watt part**
- **Large Signal Impedance Data Extension from**
500 – 1,000 MHz to 1,250 – 1,300 MHz

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits

3c - 23 cm 15 Watt LDMOS RFPA Design Journey

PD85015S-E 497-8296-5-ND 870MHz 15Watt 16dB 13.6V PowerSO-10RF \$30.66



Symbol	Test conditions	Min	Typ	Max	Unit
P3dB	$V_{DD} = 13.6 \text{ V}$, $I_{DQ} = 150 \text{ mA}$ $f = 870 \text{ MHz}$	15	20	-	W
G_p	$V_{DD} = 13.6 \text{ V}$, $I_{DQ} = 150 \text{ mA}$, $P_{OUT} = 15 \text{ W}$, $f = 870 \text{ MHz}$	16			dB
h_D	$V_{DD} = 13.6 \text{ V}$, $I_{DQ} = 150 \text{ mA}$, $P_{OUT} = P_{3dB}$, $f = 870 \text{ MHz}$	60	70		%
Load mismatch	$V_{DD} = 17 \text{ V}$, $I_{DQ} = 300 \text{ mA}$, $P_{OUT} = 25 \text{ W}$, $f = 870 \text{ MHz}$ All phase angles	20:1			VSWR

- Best Close Candidate – 23 cm amateur band has no commercial support
- PD85015S-E LDMOS Intended for $f = 870 \text{ MHz}$ operation, just below 23 cm band
- Excellent initial power gain $G_p = 16 \text{ dB}$, fall $-6 \text{ dB} / \text{octave}$, $G_p \sim 16 - 3.5 = \textbf{12.5 dB}$
- Note its extreme ruggedness – VSWR = 20:1 all phase angles, massive overdrive
- All LDMOS devices are equally suited for linear SSB as well CW FM

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3c - 23 cm 15 Watt LDMOS RFPA Design Journey




Table 7. Impedance data

Frequency	$Z_{IN} (\Omega)$	$Z_{DL} (\Omega)$
500 MHz	$0.536 - j 2.968$	$4.930 + j 1.083$
600 MHz	$0.557 - j 1.224$	$4.329 + j 0.811$
700 MHz	$0.595 + j 0.236$	$3.784 + j 0.429$
800 MHz	$0.651 + j 1.512$	$3.305 - j 0.031$
900 MHz	$0.708 + j 2.671$	$2.889 - j 0.542$
1000 MHz	$0.761 + j 3.759$	$2.534 - j 1.085$


Note - impedance
conventions can be
defined at each
terminal or by test
fixture

- Large signal impedance data limited to 500 – 1,000 MHz
- However the general trend is smooth and gradual with f
- The reactive component can be explained by lead inductance
- Can expect the input impedance Z_{in} to be high Q at 23 cm!

Field Effect Transistor – FET


Chapter 3 - Example RF FET Circuits *3c - 23 cm 15 Watt LDMOS RFPA Design Journey*

- Large signal device impedance use “load pull” measurement methodology
- Protects s-parameter measurement equipment from high RF Power levels
- Largely overcomes “harmonic interactions” - using representative matching networks



Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3c - 23 cm 15 Watt LDMOS RFPA Design Journey



- Output load pull characterization
- Drain load Z_{dL} defines output power,
not device Z_d (meaningless)
- However “fictitious” conjugate impedances are used for designing suitable matching networks
- Only for **lossless networks** $Z_{in} = Z_s^*$
and $Z_d = Z_{dL}^*$

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits 3c - 23 cm 15 Watt LDMOS RFPA Design Journey

$$\alpha := \text{Find_}\alpha(\text{Coefficients}, \Omega, Z_{\text{in}})$$

$$\beta := \text{Find_}\alpha(\text{Coefficients}, \Omega, Z_L)$$

$$\text{NewZ}_{\text{in}} := \text{Poly}(\alpha, \Omega) \quad \text{NewZ}_{\text{in}} = \begin{bmatrix} 0.536 - 2.968i \\ 0.557 - 1.224i \\ 0.596 + 0.236i \\ 0.651 + 1.512i \\ 0.708 + 2.671i \\ 0.761 + 3.759i \end{bmatrix}$$

$$Z_{\text{in}} = \begin{bmatrix} 0.536 - 2.968i \\ 0.557 - 1.224i \\ 0.596 + 0.236i \\ 0.651 + 1.512i \\ 0.708 + 2.671i \\ 0.761 + 3.759i \end{bmatrix}$$

$$\text{NewZ}_L := \text{Poly}(\beta, \Omega) \quad \text{NewZ}_L = \begin{bmatrix} 4.93 + 1.083i \\ 4.329 + 0.811i \\ 3.784 + 0.429i \\ 3.305 - 0.031i \\ 2.889 - 0.542i \\ 2.534 - 1.085i \end{bmatrix}$$

$$Z_L = \begin{bmatrix} 4.93 + 1.083i \\ 4.329 + 0.811i \\ 3.784 + 0.429i \\ 3.305 - 0.031i \\ 2.889 - 0.542i \\ 2.534 - 1.085i \end{bmatrix}$$

• Some Mathematics...

• Complex Polynomial

z-Fit - Extrapolation

• Moore - Penrose

Pseudo-matrix

Inversion

• Singular Value

Decomposition – SVD

• Excellent Test Cases

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits

3c - 23 cm 15 Watt LDMOS RFPA Design Journey


Frequency in GHz Gate Impedance, Ω Load Impedance, Ω

$$\frac{F}{1000} = \begin{bmatrix} 1.25 \\ 1.26 \\ 1.27 \\ 1.28 \\ 1.29 \\ 1.3 \end{bmatrix} \quad \text{NewZin} = \begin{bmatrix} 1.143 + 6.422i \\ 1.183 + 6.534i \\ 1.225 + 6.647i \\ 1.272 + 6.761i \\ 1.322 + 6.877i \\ 1.376 + 6.994i \end{bmatrix} \quad \text{NewZL} = \begin{bmatrix} 2.074 - 2.565i \\ 2.078 - 2.63i \\ 2.085 - 2.696i \\ 2.095 - 2.763i \\ 2.108 - 2.831i \\ 2.124 - 2.899i \end{bmatrix}$$

- Polynomial Prediction for 23 cm
- High Zin reactance - “Q” (bad)
- Very Benign Load Z_{dL}
- Use Conjugate $Z_d \equiv Z_{dL}^*$ for

Output Network Synthesis

- Prototype Test Circuit
 - Will Use Lumped Element N = 4
- Matching Networks
- Convert to PCB Microstripline Later



Field Effect Transistor – FET


Chapter 3 - Example RF FET Circuits 3c - 23 cm 15 Watt LDMOS RFPA Design Journey

$Lin1 = -0.645$	nH	$Lout1 = 0.081$	nH
$Cin1 = 67.352$	pF	$Cout1 = 34.981$	pF
$Lin2 = 1.436$	nH	$Lout2 = 2.358$	nH
$Cin2 = 11.502$	pF	$Cout2 = 6.95$	pF

- Network Synthesis using Numerical (iterative) Methods

- Note $Lin1$ is negative! - Suggests Excessive Package


Gate Lead Inductance – Small $Lin1$, Probably Ignore




- Prototype LDMOS RFPA with Lumped Element Component Values
- Adequate to Proceed to PCB Microstripline Implementation
- Will Assume Inexpensive FR4

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits *3c - 23 cm 15 Watt LDMOS RFPA Design Journey*



- Note Dual Resonances – Expected for $N=4$
- Predicted Input Match Better Than -20 dB
- Design Bandwidth Window Should Exceed Required Target (1,200 ~ 1,350 MHz @ -20dB, >> 23 cm band, 1,240 ~1,300 MHz)



- Predicted Output Match Better Than -25 dB
- Design Bandwidth Window Should Exceed Required Target (1,200 ~ 1,350 MHz @ -20dB, >> 23 cm band, 1,240 ~1,300 MHz)

Field Effect Transistor – FET


Chapter 3 - Example RF FET Circuits 3c - 23 cm 15 Watt LDMOS RFPA Design Journey

$$Z_{0pcb}(\epsilon_r, H, T, W) := \frac{87}{\sqrt{\epsilon_r + 1.41}} \cdot \ln \left(\frac{5.98 \cdot H}{0.8 \cdot W + T} \right)$$

This equation assumes that $0.1 < W/H < 3.0$ and $1 < \epsilon_r < 15$. The corresponding velocity factor VF is approximately equal to $VF \sim \epsilon_r^{-0.5}$.

$$w_{eff} = w + t \frac{1 + \frac{1}{\epsilon_r}}{2\pi} \ln \left(\frac{4e}{\sqrt{\left(\frac{t}{h}\right)^2 + \left(\frac{1}{\pi} \frac{1}{\frac{w}{t} + \frac{11}{10}}\right)^2}} \right)$$

$$Z_{0pcb2}(\epsilon_r, H, T, W) := \left| \begin{array}{l} W_{eff} \leftarrow W + T \cdot \frac{1 + \frac{1}{\epsilon_r}}{2 \cdot \pi} \cdot \ln \left[\frac{4 \cdot e}{\sqrt{\left(\frac{T}{H}\right)^2 + \left(\frac{1}{\pi} \cdot \frac{1}{\frac{W}{T} + \frac{11}{10}}\right)^2}} \right] \\ k \leftarrow 1 + \frac{4 \cdot H}{W_{eff}} \cdot \left[\frac{14 + \frac{8}{\epsilon_r}}{11} \cdot \frac{4 \cdot H}{W_{eff}} + \sqrt{\left(\frac{14 + \frac{8}{\epsilon_r}}{11} \cdot \frac{4 \cdot H}{W_{eff}}\right)^2 + \pi^2 \cdot \frac{1 + \frac{1}{\epsilon_r}}{2}} \right] \\ \frac{377}{2 \cdot \pi \cdot \sqrt{2 \cdot (1 + \epsilon_r)}} \cdot \ln(k) \end{array} \right|$$



- Convert Inductors to PCB
Microstripline, relative permittivity
 $\epsilon_r \sim 4.8$, standard FR4 substrate
- Use substrate height $H=0.6\text{mm}$
- Track Width $W \sim 0.8\text{mm}$, $Z_0=50\Omega$
- Simple formula for Z_0 applies
- More Complex “Wheeler’s”
Formula for Very Wide Tracks

Field Effect Transistor – FET

Chapter 3 - Example RF FET Circuits
3c - 23 cm 15 Watt LDMOS RFPA Design Journey

- **Applied RFPA Design Methodology**
- **Hypothetical 15 Watt 23 cm LDMOS RFPA**
- **Used PD85015 15 Watt 870 MHz LDMOS Part**
- **Needed To Extrapolate z-Data to 23 cm**
- **Prototype Lumped Element Design**
- **Inductor Conversion to PCB Microstripline**

Field Effect Transistor – FET

- **FET Presentation in Three Chapters**
- **FET History, FET Types, FET Circuits**
- **Hypothetical 15 Watt LDMOS RFPA**

Design for 23 cm, PD85015 870 MHz

- **Questions & Comments**

Field Effect Transistor – FET

Inexpensive components, overnight courier – postage waived for orders > \$NZ 125

<http://www.digikey.co.nz/>

Interesting site detailing transistor history – primarily BJT

http://semiconductormuseum.com/Museum_Index.htm

Wikipedia on MOSFET devices – plenty of theory here!

<https://en.wikipedia.org/wiki/MOSFET>

White paper on LDMOS from NXP (ex Philips)

https://www.nxp.com/files/rf_if/doc/white_paper/50VRFLDMOSWP.pdf

Internet portal for RF products developed by MACOM

<https://www.macom.com/products/rf-power-products/>

Internet site for Spectrum – free download for Microcap 11 (non commercial use)

<http://www.spectrum-soft.com/index.shtm>

Internet site for “Quite Universal Circuit Simulator” QUCS – free, excellent RF tool

<http://qucs.sourceforge.net/download.html>